summaryrefslogtreecommitdiff
path: root/src/driver/etna_asm.h
blob: 8ace6ca1d33d0b8dcf83417797134957ecd695e3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
/*
 * Copyright (c) 2012-2013 Etnaviv Project
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sub license,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the
 * next paragraph) shall be included in all copies or substantial portions
 * of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 */
/* Utilities for generating low-level ISA instructions */
#ifndef H_ETNA_ASM
#define H_ETNA_ASM
#include <stdint.h>

#include <etnaviv/isa.xml.h>

/* Size of an instruction in 32-bit words */
#define ETNA_INST_SIZE (4)
/* Number of source operands per instruction */
#define ETNA_NUM_SRC (3)

/* Broadcast swizzle to all four components */
#define INST_SWIZ_BROADCAST(x) \
        (INST_SWIZ_X(x) | INST_SWIZ_Y(x) | INST_SWIZ_Z(x) | INST_SWIZ_W(x))
/* Identity (NOP) swizzle */
#define INST_SWIZ_IDENTITY \
        (INST_SWIZ_X(0) | INST_SWIZ_Y(1) | INST_SWIZ_Z(2) | INST_SWIZ_W(3))
/* Fully specified swizzle */
#define INST_SWIZ(x,y,z,w) \
        (INST_SWIZ_X(x) | INST_SWIZ_Y(y) | INST_SWIZ_Z(z) | INST_SWIZ_W(w))

/*** operands ***/

/* destination operand */
struct etna_inst_dst
{
    unsigned use:1; /* 0: not in use, 1: in use */
    unsigned amode:3; /* INST_AMODE_* */
    unsigned reg:7; /* register number 0..127 */
    unsigned comps:4; /* INST_COMPS_* */
};

/* texture operand */
struct etna_inst_tex
{
    unsigned id:5; /* sampler id */
    unsigned amode:3; /* INST_AMODE_* */
    unsigned swiz:8; /* INST_SWIZ */
};

/* source operand */
struct etna_inst_src
{
    unsigned use:1; /* 0: not in use, 1: in use */
    unsigned reg:9; /* register or uniform number 0..511 */
    unsigned swiz:8;   /* INST_SWIZ */
    unsigned neg:1;    /* negate (flip sign) if set */
    unsigned abs:1;    /* absolute (remove sign) if set */
    unsigned amode:3;  /* INST_AMODE_* */
    unsigned rgroup:3; /* INST_RGROUP_* */
};

/*** instruction ***/
struct etna_inst
{
    uint8_t opcode; /* INST_OPCODE_* */
    unsigned cond:5; /* INST_CONDITION_* */
    unsigned sat:1; /* saturate result between 0..1 */
    struct etna_inst_dst dst; /* destination operand */
    struct etna_inst_tex tex; /* texture operand */
    struct etna_inst_src src[ETNA_NUM_SRC]; /* source operand */
    unsigned imm;  /* takes place of src[2] for BRANCH/CALL */
};

/* Compose two swizzles (computes swz1.swz2) */
static inline uint32_t inst_swiz_compose(uint32_t swz1, uint32_t swz2)
{
    return INST_SWIZ_X((swz1 >> (((swz2 >> 0)&3)*2))&3) |
           INST_SWIZ_Y((swz1 >> (((swz2 >> 2)&3)*2))&3) |
           INST_SWIZ_Z((swz1 >> (((swz2 >> 4)&3)*2))&3) |
           INST_SWIZ_W((swz1 >> (((swz2 >> 6)&3)*2))&3);
}

/* Return whether the rgroup is one of the uniforms */
static inline int etna_rgroup_is_uniform(unsigned rgroup)
{
    return rgroup == INST_RGROUP_UNIFORM_0 ||
           rgroup == INST_RGROUP_UNIFORM_1;
}

/**
 * Build vivante instruction from structure with
 *  opcode, cond, sat, dst_use, dst_amode,
 *  dst_reg, dst_comps, tex_id, tex_amode, tex_swiz,
 *  src[0-2]_reg, use, swiz, neg, abs, amode, rgroup,
 *  imm
 *
 * Return 0 if succesful, and a non-zero
 * value otherwise.
 */
int etna_assemble(uint32_t *out, const struct etna_inst *inst);

/**
 * Set field imm of already-assembled instruction.
 * This is used for filling in jump destinations in a separate pass.
 */
int etna_assemble_set_imm(uint32_t *out, uint32_t imm);

/* Return whether the rgroup is one of the uniforms */
int etna_rgroup_is_uniform(unsigned rgroup);

#endif