summaryrefslogtreecommitdiff
path: root/drivers/fpga/fpga-bridge.c
diff options
context:
space:
mode:
authorDaniel Miess <Daniel.Miess@amd.com>2023-04-04 14:04:11 -0400
committerAlex Deucher <alexander.deucher@amd.com>2023-04-18 17:17:59 -0400
commit1e994cc0956b8dabd1b1fef315bbd722733b8aa8 (patch)
treee1127575a5baba0c847eeba0b65e413c544fd41a /drivers/fpga/fpga-bridge.c
parent6d9240c46f7419aa3210353b5f52cc63da5a6440 (diff)
drm/amd/display: limit timing for single dimm memory
[Why] 1. It could hit bandwidth limitdation under single dimm memory when connecting 8K external monitor. 2. IsSupportedVidPn got validation failed with 2K240Hz eDP + 8K24Hz external monitor. 3. It's better to filter out such combination in EnumVidPnCofuncModality 4. For short term, filter out in dc bandwidth validation. [How] Force 2K@240Hz+8K@24Hz timing validation false in dc. Reviewed-by: Nicholas Kazlauskas <Nicholas.Kazlauskas@amd.com> Acked-by: Qingqing Zhuo <qingqing.zhuo@amd.com> Signed-off-by: Daniel Miess <Daniel.Miess@amd.com> Tested-by: Daniel Wheeler <daniel.wheeler@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com> Cc: stable@vger.kernel.org
Diffstat (limited to 'drivers/fpga/fpga-bridge.c')
0 files changed, 0 insertions, 0 deletions