diff options
| author | Ville Syrjälä <ville.syrjala@linux.intel.com> | 2024-04-17 18:12:11 +0300 |
|---|---|---|
| committer | Ville Syrjälä <ville.syrjala@linux.intel.com> | 2024-04-19 19:45:42 +0300 |
| commit | 8034945d1a5e56f7eb1885cdd21801f93153b5a6 (patch) | |
| tree | bee5cbf67c321bba39036cfa72d79119861253cd /scripts/gdb/linux/utils.py | |
| parent | 8221a6229a8509bf0e51046d43dd8d3d85cdf8dd (diff) | |
drm/i915/dpio: Add per-lane PHY TX register definitons for bxt/glk
Add consistent definitions for the per-lane PHY TX registers
on bxt/glk. The current situation is a slight mess with some
registers having a LN0 define, while others have a parametrized
per-lane definition.
v2: Adjust gvt accordingly
Reviewed-by: Jani Nikula <jani.nikula@intel.com>
Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20240417151211.32135-1-ville.syrjala@linux.intel.com
Diffstat (limited to 'scripts/gdb/linux/utils.py')
0 files changed, 0 insertions, 0 deletions