summaryrefslogtreecommitdiff
path: root/drivers/spi
AgeCommit message (Expand)Author
2025-05-27Merge tag 'spi-v6.16' of git://git.kernel.org/pub/scm/linux/kernel/git/brooni...Linus Torvalds
2025-05-27Merge tag 'sound-6.16-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/t...Linus Torvalds
2025-05-23spi: spi-qpic-snand: extend bitmasks usageMark Brown
2025-05-23spi: spi-qpic-snand: return early on error from qcom_spi_io_op()Gabor Juhos
2025-05-22spi: spi-fsl-dspi: Reset SR flags before sending a new messageLarisa Grigore
2025-05-22spi: spi-fsl-dspi: Halt the module after a new message transferBogdan-Gabriel Roman
2025-05-22spi: spi-fsl-dspi: restrict register range for regmap accessLarisa Grigore
2025-05-22spi: loopback-test: fix up const pointer issue in rx_ranges_cmp()Greg Kroah-Hartman
2025-05-22spi: gpio: fix const issue in spi_to_spi_gpio()Greg Kroah-Hartman
2025-05-21spi: spi-qpic-snand: remove superfluous parameters of qcom_spi_check_error()Gabor Juhos
2025-05-21spi: spi-qpic-snand: reuse qcom_spi_check_raw_flash_errors()Gabor Juhos
2025-05-20spi: sh-msiof: Transfer size improvements and I2SMark Brown
2025-05-20Add sound card support for QCS9100 and QCS9075Mark Brown
2025-05-19spi: spi_amd: Update Kconfig dependenciesRaju Rangoju
2025-05-19spi: spi_amd: Add HIDDMA basic write supportRaju Rangoju
2025-05-19spi: spi_amd: Remove read{q,b} usage on DMA bufferRaju Rangoju
2025-05-19spi: sh-msiof: Move register definitions to <linux/spi/sh_msiof.h>Geert Uytterhoeven
2025-05-19spi: sh-msiof: Document frame start sync pulse modeGeert Uytterhoeven
2025-05-19spi: sh-msiof: Double maximum DMA transfer size using two groupsGeert Uytterhoeven
2025-05-19spi: sh-msiof: Simplify BRG's Division RatioGeert Uytterhoeven
2025-05-19spi: sh-msiof: Increase TX FIFO size for R-Car V4H/V4MGeert Uytterhoeven
2025-05-19spi: sh-msiof: Correct RX FIFO size for R-Car Gen3Geert Uytterhoeven
2025-05-19spi: sh-msiof: Correct RX FIFO size for R-Car Gen2Geert Uytterhoeven
2025-05-19spi: sh-msiof: Add core support for dual-group transfersGeert Uytterhoeven
2025-05-19spi: sh-msiof: Correct SIMDR2_GRPMASKGeert Uytterhoeven
2025-05-19spi: sh-msiof: SIFCTR bitfield conversionGeert Uytterhoeven
2025-05-19spi: sh-msiof: SICTR bitfield conversionGeert Uytterhoeven
2025-05-19spi: sh-msiof: SITSCR/SIRSCR bitfield conversionGeert Uytterhoeven
2025-05-19spi: sh-msiof: SITMDR2 and SIRMDR2 bitfield conversionGeert Uytterhoeven
2025-05-19spi: sh-msiof: SITMDR1/SIRMDR1 bitfield conversionGeert Uytterhoeven
2025-05-19spi: sh-msiof: Make words/fs unsigned in FIFO helpersGeert Uytterhoeven
2025-05-19spi: sh-msiof: Make words/bits unsigned in sh_msiof_spi_txrx_once()Geert Uytterhoeven
2025-05-19spi: sh-msiof: Use bool for boolean flagsGeert Uytterhoeven
2025-05-19spi: sh-msiof: Complete using dev in sh_msiof_spi_probe()Geert Uytterhoeven
2025-05-19spi: sh-msiof: Fix maximum DMA transfer sizeGeert Uytterhoeven
2025-05-19spi: sh-msiof: Remove unneeded compatible valuesGeert Uytterhoeven
2025-05-19spi: sh-msiof: Drop comma after OF match table sentinelGeert Uytterhoeven
2025-05-16spi: spi-qpic-snand: extend FIELD_PREP() macro usageGabor Juhos
2025-05-16spi: spi-qpic-snand: use CW_PER_PAGE_MASK bitmaskGabor Juhos
2025-05-15spi: tegra210-quad: Add support for internal DMAVishwaroop A
2025-05-14spi: spi-qpic-snand: validate user/chip specific ECC propertiesGabor Juhos
2025-05-14spi: spi-sun4i: fix early activationAlessandro Grassi
2025-05-12Add more devm_ functions to fix PM imbalance inMark Brown
2025-05-11spi: atmel-quadspi: Fix unbalanced pm_runtime by using devm_ APIBence Csókás
2025-05-09Add RZ/G3E xSPI supportMark Brown
2025-05-08spi: rpc-if: Add write support for memory-mapped areaBiju Das
2025-05-08spi: tegra114: Use value to check for invalid delaysAaron Kling
2025-05-07This patch set did some clean up and add runtime pmMark Brown
2025-05-06spi: nxp-fspi: use devm instead of remove for driver detachHan Xu
2025-05-06spi: spi-nxp-fspi: remove the unchecked return value for nxp_fspi_clk_disable...Haibo Chen
generated by cgit (git 2.34.1) at 2025-07-15 08:29:17 +0000