diff options
| author | Patrick Delaunay <patrick.delaunay@foss.st.com> | 2023-01-18 13:49:51 +0100 |
|---|---|---|
| committer | Alexandre Torgue <alexandre.torgue@foss.st.com> | 2023-02-02 13:20:42 +0100 |
| commit | 366384e495511bea8583e44173629a3012d62db0 (patch) | |
| tree | 90af65ac3f7cf541e3d69d17f8d4b4a51b36364c | |
| parent | 2f33df889e998c6e5eb35bfef56cf2c72d053c9a (diff) | |
ARM: dts: stm32: Update part number NVMEM description on stm32mp131
The STM32MP13x Device Part Number (also named RPN in reference manual)
only uses the first 12 bits in OTP4, all the other bit are reserved and
they can be different of zero; they must be masked in NVMEM result, so
the number of bits must be defined in the nvmem cell description.
Fixes: 1da8779c0029 ("ARM: dts: stm32: add STM32MP13 SoCs support")
Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com>
Signed-off-by: Alexandre Torgue <alexandre.torgue@foss.st.com>
| -rw-r--r-- | arch/arm/boot/dts/stm32mp131.dtsi | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/stm32mp131.dtsi b/arch/arm/boot/dts/stm32mp131.dtsi index f50051e81ee3..2f186a0ae92e 100644 --- a/arch/arm/boot/dts/stm32mp131.dtsi +++ b/arch/arm/boot/dts/stm32mp131.dtsi @@ -1233,6 +1233,7 @@ part_number_otp: part_number_otp@4 { reg = <0x4 0x2>; + bits = <0 12>; }; ts_cal1: calib@5c { reg = <0x5c 0x2>; |