summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorWolfram Sang <wsa+renesas@sang-engineering.com>2024-09-26 12:33:42 +0200
committerGeert Uytterhoeven <geert+renesas@glider.be>2024-10-07 10:42:38 +0200
commita7190e21f3bf502118a4bbbfd774fd0e26dbfdee (patch)
tree4f0f16d3e88969a7ef74f22293fd0eebff599738
parent625d8daaba43b2704e7f9cd5e5f2708a676e596b (diff)
ARM: dts: renesas: r8a7778: Rename 'bsc' to 'lbsc'
R-Car Gen1 has an LBSC which has quite a different register set from the former BSC. To match R-Car M1 with R-Car H1, rename the node to LBSC. Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://lore.kernel.org/20240926103340.16909-6-wsa+renesas@sang-engineering.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
-rw-r--r--arch/arm/boot/dts/renesas/r8a7778-bockw.dts2
-rw-r--r--arch/arm/boot/dts/renesas/r8a7778.dtsi2
2 files changed, 2 insertions, 2 deletions
diff --git a/arch/arm/boot/dts/renesas/r8a7778-bockw.dts b/arch/arm/boot/dts/renesas/r8a7778-bockw.dts
index a3f9d74e8877..d79095470a02 100644
--- a/arch/arm/boot/dts/renesas/r8a7778-bockw.dts
+++ b/arch/arm/boot/dts/renesas/r8a7778-bockw.dts
@@ -61,7 +61,7 @@
};
};
-&bsc {
+&lbsc {
flash@0 {
compatible = "cfi-flash";
reg = <0x0 0x04000000>;
diff --git a/arch/arm/boot/dts/renesas/r8a7778.dtsi b/arch/arm/boot/dts/renesas/r8a7778.dtsi
index ab3e42bded8c..859dd29dfce3 100644
--- a/arch/arm/boot/dts/renesas/r8a7778.dtsi
+++ b/arch/arm/boot/dts/renesas/r8a7778.dtsi
@@ -40,7 +40,7 @@
spi2 = &hspi2;
};
- bsc: bus {
+ lbsc: bus {
compatible = "simple-bus";
#address-cells = <1>;
#size-cells = <1>;