diff options
| author | Linus Torvalds <torvalds@linux-foundation.org> | 2017-07-02 11:53:44 -0700 | 
|---|---|---|
| committer | Linus Torvalds <torvalds@linux-foundation.org> | 2017-07-02 11:53:44 -0700 | 
| commit | 79c496816963aa0561868b43c2c950dfeb282639 (patch) | |
| tree | e127b465e24c9ba27d996fcb7b70aa67f60ffb3e /net/lapb/lapb_subr.c | |
| parent | 3a61a54cd72c93afa3b7246e3ed06f26ed37fde7 (diff) | |
| parent | 854236363370995a609a10b03e35fd3dc5e9e4a1 (diff) | |
Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linus
Pull MIPS fixes from Ralf Baechle:
 "Here's a final round of fixes for 4.12:
   - Fix misordered instructions in assembly code making kenel startup
     via UHB unreliable.
   - Fix special case of MADDF and MADDF emulation.
   - Fix alignment issue in address calculation in pm-cps on 64 bit.
   - Fix IRQ tracing & lockdep when rescheduling
   - Systems with MAARs require post-DMA cache flushes.
  The reordering fix and the MADDF/MSUBF fix have sat in linux-next for
  a number of days. The others haven't propagated from my pull tree to
  linux-next yet but all have survived manual testing and Imagination's
  automated test system and there are no pending bug reports"
* 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linus:
  MIPS: Avoid accidental raw backtrace
  MIPS: Perform post-DMA cache flushes on systems with MAARs
  MIPS: Fix IRQ tracing & lockdep when rescheduling
  MIPS: pm-cps: Drop manual cache-line alignment of ready_count
  MIPS: math-emu: Handle zero accumulator case in MADDF and MSUBF separately
  MIPS: head: Reorder instructions missing a delay slot
Diffstat (limited to 'net/lapb/lapb_subr.c')
0 files changed, 0 insertions, 0 deletions
