summaryrefslogtreecommitdiff
path: root/rust/helpers/build_bug.c
diff options
context:
space:
mode:
authorArnd Bergmann <arnd@arndb.de>2025-09-15 15:34:48 +0200
committerArnd Bergmann <arnd@arndb.de>2025-09-15 15:34:51 +0200
commite3fa766a4de90015246eafc50c144e58b087ab0c (patch)
tree2e8094255c66842f9c824ddcc985b7a6ade86150 /rust/helpers/build_bug.c
parent55f624c71d0194aaec7714c74d950ca1a9f58f0f (diff)
parent0e81960419ad186378b4cb55d7939d03c85262ab (diff)
Merge tag 'zynqmp-dt-for-6.18' of https://github.com/Xilinx/linux-xlnx into soc/dt
arm64: Xilinx DT changes for 6.18 - Fix some issues reported by dtschema - Properly mark EMMC devices - Update PSCI version - Update DP description and enable it on boards - Disable DEBUG IPs by default SOM: - Describe usb hubs - Fix PWM polarity issue - Add support for k24, kr260 and kd240 Versal NET: - Describe CPU cache layout - Fix RTC calibration value * tag 'zynqmp-dt-for-6.18' of https://github.com/Xilinx/linux-xlnx: arm64: versal-net: Describe L1/L2/L3/LLC caches arm64: zynqmp: Enable DP in kr260/kv260 revA arm64: zynqmp: Describe ethernet controllers via aliases on SOM arm64: zynqmp: Revert usb node drive strength and slew rate for zcu106 arm64: zynqmp: Disable coresight by default arm64: zynqmp: Add support for kd240 board arm64: zynqmp: Add support for kr260 board dt-bindings: soc: xilinx: Add support for K24, KR260 and KD240 CCs arm64: zynqmp: Enable PSCI 1.0 arm64: zynqmp: Enable DP for zcu100, zcu102, zcu104, zcu111 arm64: zynqmp: Introduce DP port labels arm64: zynqmp: Fix pwm-fan polarity arm64: zynqmp: Update the usb5744 hub node as per binding arm64: zynqmp: Add cap-mmc-hw-reset and no-sd, no-sdio property to eMMC arm64: zynqmp: Remove undocumented arasan,has-mdma property arm64: zynqmp: Use generic spi@ name in zcu111-revA arm64: versal-net: Update rtc calibration value Link: https://lore.kernel.org/r/CAHTX3dK6if9f+-DW5ZEnfSO4=K_Zje-WH-fwysTY77farsSS9g@mail.gmail.com Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Diffstat (limited to 'rust/helpers/build_bug.c')
0 files changed, 0 insertions, 0 deletions