diff options
| author | Aaron Kling <webgeek1234@gmail.com> | 2025-09-23 11:58:05 -0500 |
|---|---|---|
| committer | Thierry Reding <treding@nvidia.com> | 2025-11-14 17:17:33 +0100 |
| commit | ce27c9c2129679551c4e5fe71c1c5d42fff399c2 (patch) | |
| tree | 2994fcaaa7609344c05febbe5e03027e79569bf3 /rust/helpers/task.c | |
| parent | e13c1f34aa8675363f45593e85c125e15b9a4410 (diff) | |
soc/tegra: fuse: speedo-tegra210: Update speedo IDs
Existing code only sets CPU and GPU speedo IDs 0 and 1. The CPU DVFS
code supports 11 IDs and nouveau supports 5. This aligns with what the
downstream vendor kernel supports. Align SKUs with the downstream list.
The Tegra210 CVB tables were added in the first referenced fixes commit.
Since then, all Tegra210 SoCs have tried to scale to 1.9 GHz, when the
supported devkits are only supposed to scale to 1.5 or 1.7 GHZ.
Overclocking should not be the default state.
Fixes: 2b2dbc2f94e5 ("clk: tegra: dfll: add CVB tables for Tegra210")
Fixes: 579db6e5d9b8 ("arm64: tegra: Enable DFLL support on Jetson Nano")
Signed-off-by: Aaron Kling <webgeek1234@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
Diffstat (limited to 'rust/helpers/task.c')
0 files changed, 0 insertions, 0 deletions