diff options
| author | Niravkumar L Rabara <niravkumar.l.rabara@intel.com> | 2025-05-27 07:57:07 -0700 |
|---|---|---|
| committer | Borislav Petkov (AMD) <bp@alien8.de> | 2025-05-29 17:38:55 +0200 |
| commit | e5ef4cd2a47f27c0c9d8ff6c0f63a18937c071a3 (patch) | |
| tree | c6bdee66f1dea1ad8ef24bceeea3f16c1eeb4485 /scripts/extract-fwblobs | |
| parent | ada1b0436b5a290923b072b2eb0368a7869bf680 (diff) | |
EDAC/altera: Use correct write width with the INTTEST register
On the SoCFPGA platform, the INTTEST register supports only 16-bit writes.
A 32-bit write triggers an SError to the CPU so do 16-bit accesses only.
[ bp: AI-massage the commit message. ]
Fixes: c7b4be8db8bc ("EDAC, altera: Add Arria10 OCRAM ECC support")
Signed-off-by: Niravkumar L Rabara <niravkumar.l.rabara@intel.com>
Signed-off-by: Matthew Gerlach <matthew.gerlach@altera.com>
Signed-off-by: Borislav Petkov (AMD) <bp@alien8.de>
Acked-by: Dinh Nguyen <dinguyen@kernel.org>
Cc: stable@kernel.org
Link: https://lore.kernel.org/20250527145707.25458-1-matthew.gerlach@altera.com
Diffstat (limited to 'scripts/extract-fwblobs')
0 files changed, 0 insertions, 0 deletions