diff options
| author | Luca Weiss <luca.weiss@fairphone.com> | 2025-03-14 09:21:16 +0100 |
|---|---|---|
| committer | Bjorn Andersson <andersson@kernel.org> | 2025-03-16 21:54:15 -0500 |
| commit | 9bb5ca464100e7c8f2d740148088f60e04fed8ed (patch) | |
| tree | 9f180893fff30bf19a315a8dc54c1d9af4adac95 /scripts/gdb/linux/proc.py | |
| parent | cc13a858a79d8c5798a99e8cde677ea36272a5a0 (diff) | |
arm64: dts: qcom: sm8650: Fix domain-idle-state for CPU2
On SM8650 the CPUs 0-1 are "silver" (Cortex-A520), CPU 2-6 are "gold"
(Cortex-A720) and CPU 7 is "gold-plus" (Cortex-X4).
So reference the correct "gold" idle-state for CPU core 2.
Fixes: d2350377997f ("arm64: dts: qcom: add initial SM8650 dtsi")
Signed-off-by: Luca Weiss <luca.weiss@fairphone.com>
Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
Link: https://lore.kernel.org/r/20250314-sm8650-cpu2-sleep-v1-1-31d5c7c87a5d@fairphone.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
Diffstat (limited to 'scripts/gdb/linux/proc.py')
0 files changed, 0 insertions, 0 deletions