summaryrefslogtreecommitdiff
path: root/scripts/gdb/linux/utils.py
diff options
context:
space:
mode:
authorAlex Bee <knaerzche@gmail.com>2023-08-29 22:37:27 +0200
committerHeiko Stuebner <heiko@sntech.de>2023-10-04 23:23:38 +0200
commit2c68d26f072b449bd45427241612cb3f8f997f82 (patch)
treef13b7494a01a61999a8c58dc160b91aa17217309 /scripts/gdb/linux/utils.py
parentb0b4e978784943c4ed8412dbb475178f8c51ba8e (diff)
ARM: dts: rockchip: Fix timer clocks for RK3128
Currently the Rockchip timer source clocks are set to xin24 for no obvious reason and the actual timer clocks (SCLK_TIMER*) will get disabled during boot process as they have no user. That will make the SoC stuck as no timer source exists. Fixes: a0201bff6259 ("ARM: dts: rockchip: add rk3128 soc dtsi") Signed-off-by: Alex Bee <knaerzche@gmail.com> Link: https://lore.kernel.org/r/20230829203721.281455-12-knaerzche@gmail.com Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Diffstat (limited to 'scripts/gdb/linux/utils.py')
0 files changed, 0 insertions, 0 deletions