summaryrefslogtreecommitdiff
path: root/scripts/gdb/linux/utils.py
diff options
context:
space:
mode:
authorSiddharth Vadapalli <s-vadapalli@ti.com>2023-07-25 13:00:57 +0530
committerNishanth Menon <nm@ti.com>2023-08-01 23:46:10 -0500
commit7815b2816d146f302f3884ee8e87c7b39fea1ecc (patch)
treee28cb489017c4967ef04a4ce4f42f194d412b8d9 /scripts/gdb/linux/utils.py
parent5d55545cc2da8ad320b73705b26a5c0a837b20da (diff)
arm64: dts: ti: k3-j721e: Add overlay to enable CPSW9G ports with GESI
The J7 GESI EXP board for J721E Common-Proc-Board supports RGMII mode. Use the overlay to configure CPSW9G ports in RGMII-RXID mode. Add aliases for CPSW9G ports to enable kernel to fetch MAC addresses directly from U-Boot. Signed-off-by: Siddharth Vadapalli <s-vadapalli@ti.com> Reviewed-by: Ravi Gunasekaran <r-gunasekaran@ti.com> Link: https://lore.kernel.org/r/20230725073057.96705-1-s-vadapalli@ti.com Signed-off-by: Nishanth Menon <nm@ti.com>
Diffstat (limited to 'scripts/gdb/linux/utils.py')
0 files changed, 0 insertions, 0 deletions