summaryrefslogtreecommitdiff
path: root/scripts/generate_rust_analyzer.py
diff options
context:
space:
mode:
authorInochi Amaoto <inochiama@gmail.com>2025-04-18 10:03:22 +0800
committerInochi Amaoto <inochiama@gmail.com>2025-05-07 07:44:30 +0800
commit1a215904986e48ce04ac8f24ecb5b18cb6beaf43 (patch)
tree503d96f8e1f86a7bf627bcb3508ba8b56dde5840 /scripts/generate_rust_analyzer.py
parente4b700d38957526fbcec6d7bb5890ad4c1192241 (diff)
dt-bindings: clock: sophgo: add clock controller for SG2044
The clock controller on the SG2044 provides common clock function for all IPs on the SoC. This device requires PLL clock to function normally. Add definition for the clock controller of the SG2044 SoC. Reviewed-by: Chen Wang <unicorn_wang@outlook.com> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Link: https://lore.kernel.org/r/20250418020325.421257-4-inochiama@gmail.com Signed-off-by: Inochi Amaoto <inochiama@gmail.com> Signed-off-by: Chen Wang <unicorn_wang@outlook.com> Signed-off-by: Chen Wang <wangchen20@iscas.ac.cn>
Diffstat (limited to 'scripts/generate_rust_analyzer.py')
0 files changed, 0 insertions, 0 deletions