summaryrefslogtreecommitdiff
path: root/scripts/generate_rust_analyzer.py
diff options
context:
space:
mode:
authorAnurag Dutta <a-dutta@ti.com>2024-11-27 13:26:44 +0530
committerNishanth Menon <nm@ti.com>2025-01-02 10:19:59 -0600
commit6b51892b31fe83fe7cc8cf69e4bf7721cf08951b (patch)
tree4477cfd2a891731fc14f38d301c2f4a4a72c0570 /scripts/generate_rust_analyzer.py
parentb48888c9c4af15fcaa57076aeff6c48c90809bc5 (diff)
arm64: dts: ti: k3-j7200: Add node to disable loopback connection
CTRLMMR_MCU_SPI1_CTRL register controls if MCU_SPI1 is directly connected to SPI3 in the MAIN Domain (default) or if MCU_SPI1 and SPI3 are independently pinned out. By default, the field SPI1_LINKDIS (Bit 0) is set to 0h. In order to disable the direct connection, the SPI1_LINKDIS (Bit 0) needs to be set to 1h. Model this functionality as a "reg-mux" device and based on the idle-state property, enable/disable the connection bewtween MCU_SPI1 and MAIN_SPI3. The register field description has been referred from J7200 TRM [1] (Table 5-517. CTRLMMR_MCU_SPI1_CTRL Register Field Descriptions). [1] https://www.ti.com/lit/pdf/spruiu1 Signed-off-by: Anurag Dutta <a-dutta@ti.com> Link: https://lore.kernel.org/r/20241127075644.210759-1-a-dutta@ti.com Signed-off-by: Nishanth Menon <nm@ti.com>
Diffstat (limited to 'scripts/generate_rust_analyzer.py')
0 files changed, 0 insertions, 0 deletions