diff options
author | Ville Syrjälä <ville.syrjala@linux.intel.com> | 2025-02-18 22:58:49 +0200 |
---|---|---|
committer | Ville Syrjälä <ville.syrjala@linux.intel.com> | 2025-02-27 22:44:59 +0200 |
commit | 67093883808b5b39894d8859937be4468eca50db (patch) | |
tree | be0d68f26a159b35093bc02b24f8572d8b7d85ea /scripts/generate_rust_target.rs | |
parent | b4ebc06212a3b8906c837bf899b34a2ae36a5e0a (diff) |
drm/i915/dsb: Allow DSB based commits when scalers are in use
Have DSB perform plane scaler programming as well. Changes
to pfit/pipe scaler are not being done on the dsb since those
take the fastset path. However we do now allow DSB based plane
updates when the pfit/pipe scaler is currently enabled (the
pfit/pipe scaler just won't be touched by the DSB).
Fortunately the hardware issue where some scaler registers
are latched at frame start and some at start of vblank has
been fixed on icl+ (IIRC), and since DSB is tgl+ only we
don't have to do any changes to the DSB vblank evasion.
Not that we handle that hardware issue correctly in the
CPU vblank evasion either...
Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20250218205850.1422-4-ville.syrjala@linux.intel.com
Reviewed-by: Uma Shankar <uma.shakar@intel.com>
Diffstat (limited to 'scripts/generate_rust_target.rs')
0 files changed, 0 insertions, 0 deletions