summaryrefslogtreecommitdiff
path: root/scripts/lib/abi/abi_regex.py
diff options
context:
space:
mode:
authorTimur Kristóf <timur.kristof@gmail.com>2025-11-07 16:57:45 +0100
committerAlex Deucher <alexander.deucher@amd.com>2025-11-11 21:54:19 -0500
commitbaefc7cdac82e39fac31818ecc799a6b9b14a312 (patch)
treefbf5b04c46e0898762f3c86e548ba235bd397fa0 /scripts/lib/abi/abi_regex.py
parenteabc71661f01c74e5da3182b268170626e8bd290 (diff)
drm/amdgpu/vce1: Workaround PLL timeout on FirePro W9000
Sometimes the VCE PLL times out waiting for CTLACK/CTLACK2. When it happens, the VCE still works, but much slower. Observed on a Tahiti GPU, but not all: - FirePro W9000 has the issue - Radeon R9 280X not affected - Radeon HD 7990 not affected As a workaround, on the affected chip just don't put the VCE PLL in sleep mode. Leaving the VCE PLL in bypass mode or reset mode both work. Using bypass mode is simpler. Signed-off-by: Timur Kristóf <timur.kristof@gmail.com> Acked-by: Christian König <christian.koenig@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'scripts/lib/abi/abi_regex.py')
0 files changed, 0 insertions, 0 deletions