summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/export-to-sqlite.py
diff options
context:
space:
mode:
authorArnd Bergmann <arnd@arndb.de>2020-05-21 22:30:18 +0200
committerArnd Bergmann <arnd@arndb.de>2020-05-21 22:30:18 +0200
commit22c328b1bc182426d7c5345824a50f4388ee132a (patch)
tree8f0cc03ee8950deec6570eeb1239ef096b239f17 /tools/perf/scripts/python/export-to-sqlite.py
parenta2a3e46cfb11518a6abe7f7add98aec94d3a8069 (diff)
parent4e79691d050e6d06ee7fa09002c52dd1ce9ac6e6 (diff)
Merge tag 'tegra-for-5.8-dt-bindings' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into arm/dt
dt-bindings: Changes for v5.8-rc1 This adds bindings for the CSI TPG clock on Tegra210, moves various clocks from the clock and reset controller to the PMC where their controls really are, adds bindings for the external memory controller and video capture controller on Tegra210, as well as CPU frequency scaling on Tegra20 and Tegra30. * tag 'tegra-for-5.8-dt-bindings' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux: dt-bindings: i2c: tegra: Document Tegra210 VI I2C dt-bindings: tegra: Add VI and CSI bindings dt-bindings: cpufreq: Add binding for NVIDIA Tegra20/30 dt-bindings: memory: tegra: Add external memory controller binding for Tegra210 dt-bindings: clock: tegra: Remove PMC clock IDs dt-bindings: clock: tegra: Add clock ID for CSI TPG clock Link: https://lore.kernel.org/r/20200515145311.1580134-4-thierry.reding@gmail.com Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions