diff options
author | Jagan Teki <jagan@edgeble.ai> | 2022-11-29 13:24:20 +0530 |
---|---|---|
committer | Heiko Stuebner <heiko@sntech.de> | 2022-12-26 23:38:09 +0100 |
commit | 5496d2793e088af0bd9b3730866ead738f731803 (patch) | |
tree | f4a460b1dfa34fe2dcc4c4661d83e0e1d05bde43 /tools/perf/scripts/python/export-to-sqlite.py | |
parent | 0fa22d06d1d8edc64df782a8650533572bd3cfae (diff) |
ARM: dts: rockchip: Add Rockchip RV1126 SoC
RV1126 is a high-performance vision processor SoC for IPC/CVR,
especially for AI related application.
It is based on quad-core ARM Cortex-A7 32-bit core which integrates
NEON and FPU. There is a 32KB I-cache and 32KB D-cache for each core
and 512KB unified L2 cache. It has build-in NPU supports INT8/INT16
hybrid operation and computing power is up to 2.0TOPs.
This patch add basic core dtsi support.
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>
Signed-off-by: Sugar Zhang <sugar.zhang@rock-chips.com>
Signed-off-by: Jagan Teki <jagan@edgeble.ai>
Link: https://lore.kernel.org/r/20221129075424.189655-5-jagan@edgeble.ai
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions