diff options
author | Guo Ren <guoren@linux.alibaba.com> | 2023-01-26 22:53:06 -0500 |
---|---|---|
committer | Palmer Dabbelt <palmer@rivosinc.com> | 2023-02-09 11:40:32 -0800 |
commit | 950b879b7f0251317d26bae0687e72592d607532 (patch) | |
tree | 97779c296424eff693c43f306e1d55609b596b5d /tools/perf/scripts/python/export-to-sqlite.py | |
parent | eb7423273cc9922ee2d05bf660c034d7d515bb91 (diff) |
riscv: Fixup race condition on PG_dcache_clean in flush_icache_pte
In commit 588a513d3425 ("arm64: Fix race condition on PG_dcache_clean
in __sync_icache_dcache()"), we found RISC-V has the same issue as the
previous arm64. The previous implementation didn't guarantee the correct
sequence of operations, which means flush_icache_all() hasn't been
called when the PG_dcache_clean was set. That would cause a risk of page
synchronization.
Fixes: 08f051eda33b ("RISC-V: Flush I$ when making a dirty page executable")
Signed-off-by: Guo Ren <guoren@linux.alibaba.com>
Signed-off-by: Guo Ren <guoren@kernel.org>
Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
Link: https://lore.kernel.org/r/20230127035306.1819561-1-guoren@kernel.org
Cc: stable@vger.kernel.org
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions