diff options
| author | Peng Fan <peng.fan@nxp.com> | 2023-06-25 20:33:40 +0800 |
|---|---|---|
| committer | Abel Vesa <abel.vesa@linaro.org> | 2023-08-14 12:29:52 +0300 |
| commit | 7653a59be8af043adc4c09473975a860e6055ff9 (patch) | |
| tree | acd12f7024ed6ae5d7bef1caea9c8b7dab7c9a96 /tools/perf/scripts/python | |
| parent | 3f0cdb945471f1abd1cf4d172190e9c489c5052a (diff) | |
clk: imx: imx8ulp: update SPLL2 type
The SPLL2 on iMX8ULP is different with other frac PLLs, it can
support VCO from 650Mhz to 1Ghz. Following the changes to pllv4,
use the new type IMX_PLLV4_IMX8ULP_1GHZ.
Fixes: c43a801a5789 ("clk: imx: Add clock driver for imx8ulp")
Signed-off-by: Peng Fan <peng.fan@nxp.com>
Reviewed-by: Abel Vesa <abel.vesa@linaro.org>
Link: https://lore.kernel.org/r/20230625123340.4067536-2-peng.fan@oss.nxp.com
Signed-off-by: Abel Vesa <abel.vesa@linaro.org>
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions