summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python
diff options
context:
space:
mode:
authorHeiko Stuebner <heiko@sntech.de>2024-09-06 10:25:11 +0200
committerHeiko Stuebner <heiko@sntech.de>2024-10-22 16:10:27 +0200
commite684f02492f99d6f6f037a35a613607339cf8e8f (patch)
treea01c1bea67510406ad4b87fd0a3933ab0941a691 /tools/perf/scripts/python
parent50decd493c8394c52d04561fe4ede34df27a46ba (diff)
arm64: dts: rockchip: fix the pcie refclock oscillator on Rock 5 ITX
The Rock 5 ITX uses two PCIe controllers to drive both a M.2 slot and its SATA controller with 2 lanes each. The supply for the refclk oscillator is the same that supplies the M.2 slot, but the SATA controller port is supplied by a different rail. This leads to the effect that if the PCIe30x4 controller for the M.2 probes first, everything works normally. But if the PCIe30x2 controller that is connected to the SATA controller probes first, it will hang on the first DBI read as nothing will have enabled the refclock before. Fix this by describing the clock generator with its supplies so that both controllers can reference it as needed. Signed-off-by: Heiko Stuebner <heiko@sntech.de> Link: https://lore.kernel.org/r/20240906082511.2963890-6-heiko@sntech.de
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions