summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display
AgeCommit message (Expand)Author
2022-03-07drm/i915/psr: Set "SF Partial Frame Enable" also on full updateJouni Högander
2022-02-21drm/i915/dg2: Print PHY name properly on calibration errorMatt Roper
2022-02-21drm/i915: Fix bw atomic check when switching between SAGV vs. no SAGVVille Syrjälä
2022-02-21drm/i915: Disconnect PHYs left connected by BIOS on disabled portsImre Deak
2022-02-21drm/i915: Widen the QGV point maskVille Syrjälä
2022-02-14drm/i915/fbc: Fix the plane end Y offset checkVille Syrjälä
2022-02-14drm/i915/opregion: check port number bounds for SWSCI display power stateJani Nikula
2022-02-07drm/i915: Workaround broken BIOS DBUF configuration on TGL/RKLVille Syrjälä
2022-02-07drm/i915: Disable DRRS on IVB/HSW port != AVille Syrjälä
2022-01-31drm/i915/adlp: Fix TypeC PHY-ready status readoutImre Deak
2022-01-31drm/i915/overlay: Prevent divide by zero bugs in scalingDan Carpenter
2022-01-17drm/i915/display/adlp: Implement new step in the TC voltage swing prog sequenceJosé Roberto de Souza
2022-01-17drm/i915/display/ehl: Update voltage swing tableJosé Roberto de Souza
2021-12-27drm/i915/fbc: Remember to update FBC state even when not reallocating CFBVille Syrjälä
2021-12-24Merge tag 'drm-intel-gt-next-2021-12-23' of git://anongit.freedesktop.org/drm...Dave Airlie
2021-12-20drm/i915: Remove pages_mutex and intel_gtt->vma_ops.set/clear_pages members, v3.Maarten Lankhorst
2021-12-17drm/i915/display: Use to_gt() helperMichał Winiarski
2021-12-17Merge tag 'drm-intel-next-2021-12-14' of ssh://git.freedesktop.org/git/drm/dr...Dave Airlie
2021-12-14Merge v5.16-rc5 into drm-nextDaniel Vetter
2021-12-14drm/i915: Fix implicit use of struct pci_devMark Brown
2021-12-13drm/i915: Move pipe/transcoder/abox masks under intel_device_info.displayVille Syrjälä
2021-12-13drm/i915/cdclk: hide struct intel_cdclk_valsJani Nikula
2021-12-13drm/i915/cdclk: move intel_atomic_check_cdclk() to intel_cdclk.cJani Nikula
2021-12-13drm/i915/fb: reduce include dependenciesJani Nikula
2021-12-13drm/i915/fbc: avoid intel_frontbuffer.h include with declarationJani Nikula
2021-12-13drm/i915/psr: avoid intel_frontbuffer.h include with declarationJani Nikula
2021-12-12drm/i915/display: Fix an unsigned subtraction which can never be negative.Harshit Mogalapalli
2021-12-10Merge tag 'drm-intel-gt-next-2021-12-09' of git://anongit.freedesktop.org/drm...Dave Airlie
2021-12-09drm/i915: Add privacy-screen support (v3)Hans de Goede
2021-12-09drm/i915: Add intel_modeset_probe_defer() helperHans de Goede
2021-12-09drm/i915: s/intel_get_first_crtc/intel_first_crtc/Ville Syrjälä
2021-12-09drm/i915: Relocate intel_crtc_for_plane()Ville Syrjälä
2021-12-09drm/i915: Nuke {pipe,plane}_to_crtc_mapping[]Ville Syrjälä
2021-12-09Merge drm/drm-next into drm-intel-nextJani Nikula
2021-12-09drm/i915/trace: split out display trace to a separate fileJani Nikula
2021-12-08drm/i915/dmc: Update DMC to v2.14 on ADL-PMadhumitha Tolakanahalli Pradeep
2021-12-07drm/i915: Allow cdclk squasher to be reconfigured liveVille Syrjälä
2021-12-07drm/i915/display/dg2: Read CD clock from squasher tableMika Kahola
2021-12-07drm/i915/display/dg2: Set CD clock squashing registersMika Kahola
2021-12-07drm/i915/display/dg2: Sanitize CD clockMika Kahola
2021-12-07drm/i915/display/dg2: Introduce CD clock squashing tableMika Kahola
2021-12-07drm/i915/ddi: add use_edp_hobl() and use_edp_low_vswing() helpersJani Nikula
2021-12-07drm/i915/snps: use div32 version of MPLLB word clock for UHBRJani Nikula
2021-12-07drm/i915/xelpd: Enable Pipe DegammaUma Shankar
2021-12-07drm/i915/xelpd: Enable Pipe color support for D13 platformUma Shankar
2021-12-06drm/i915/dmc: Change max DMC FW size on ADL-PMadhumitha Tolakanahalli Pradeep
2021-12-03drm/i915/adl_p: Add ddc pin mappingTejas Upadhyay
2021-12-03drm/i915: Get rid of the "sizes are 0 based" stuffVille Syrjälä
2021-12-03drm/i915/fbc: Pimp the FBC debugfs outputVille Syrjälä
2021-12-03drm/i915/fbc: No FBC+double wide pipeVille Syrjälä
generated by cgit (git 2.34.1) at 2026-01-07 22:23:16 +0000