blob: 5742ed3c628d2cdd14cd9ec0b4c7639dbc1f7959 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
|
/* SPDX-License-Identifier: MIT */
/* Copyright © 2025 Intel Corporation */
#ifndef __VLV_CLOCK_H__
#define __VLV_CLOCK_H__
struct drm_device;
#ifdef I915
int vlv_clock_get_hpll_vco(struct drm_device *drm);
int vlv_clock_get_hrawclk(struct drm_device *drm);
int vlv_clock_get_czclk(struct drm_device *drm);
int vlv_clock_get_cdclk(struct drm_device *drm);
int vlv_clock_get_gpll(struct drm_device *drm);
#else
static inline int vlv_clock_get_hpll_vco(struct drm_device *drm)
{
return 0;
}
static inline int vlv_clock_get_hrawclk(struct drm_device *drm)
{
return 0;
}
static inline int vlv_clock_get_czclk(struct drm_device *drm)
{
return 0;
}
static inline int vlv_clock_get_cdclk(struct drm_device *drm)
{
return 0;
}
static inline int vlv_clock_get_gpll(struct drm_device *drm)
{
return 0;
}
#endif
#endif /* __VLV_CLOCK_H__ */
|
