1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
* Copyright (C) 2025 ROHM Semiconductors
*
* The digital interface of trhe BD96802 PMIC is a reduced version of the
* BD96801. Hence the BD96801 definitions are used for registers and masks
* while this header only holds the IRQ definitions - mainly to avoid gaps in
* IRQ numbers caused by the lack of some BUCKs / LDOs and their respective
* IRQs.
*/
#ifndef __LINUX_MFD_BD96802_H__
#define __LINUX_MFD_BD96802_H__
/* ERRB IRQs */
enum {
/* Reg 0x52, 0x53, 0x54 - ERRB system IRQs */
BD96802_OTP_ERR_STAT,
BD96802_DBIST_ERR_STAT,
BD96802_EEP_ERR_STAT,
BD96802_ABIST_ERR_STAT,
BD96802_PRSTB_ERR_STAT,
BD96802_DRMOS1_ERR_STAT,
BD96802_DRMOS2_ERR_STAT,
BD96802_SLAVE_ERR_STAT,
BD96802_VREF_ERR_STAT,
BD96802_TSD_ERR_STAT,
BD96802_UVLO_ERR_STAT,
BD96802_OVLO_ERR_STAT,
BD96802_OSC_ERR_STAT,
BD96802_PON_ERR_STAT,
BD96802_POFF_ERR_STAT,
BD96802_CMD_SHDN_ERR_STAT,
BD96802_INT_SHDN_ERR_STAT,
/* Reg 0x55 BUCK1 ERR IRQs */
BD96802_BUCK1_PVIN_ERR_STAT,
BD96802_BUCK1_OVP_ERR_STAT,
BD96802_BUCK1_UVP_ERR_STAT,
BD96802_BUCK1_SHDN_ERR_STAT,
/* Reg 0x56 BUCK2 ERR IRQs */
BD96802_BUCK2_PVIN_ERR_STAT,
BD96802_BUCK2_OVP_ERR_STAT,
BD96802_BUCK2_UVP_ERR_STAT,
BD96802_BUCK2_SHDN_ERR_STAT,
};
/* INTB IRQs */
enum {
/* Reg 0x5c (System INTB) */
BD96802_TW_STAT,
BD96802_WDT_ERR_STAT,
BD96802_I2C_ERR_STAT,
BD96802_CHIP_IF_ERR_STAT,
/* Reg 0x5d (BUCK1 INTB) */
BD96802_BUCK1_OCPH_STAT,
BD96802_BUCK1_OCPL_STAT,
BD96802_BUCK1_OCPN_STAT,
BD96802_BUCK1_OVD_STAT,
BD96802_BUCK1_UVD_STAT,
BD96802_BUCK1_TW_CH_STAT,
/* Reg 0x5e (BUCK2 INTB) */
BD96802_BUCK2_OCPH_STAT,
BD96802_BUCK2_OCPL_STAT,
BD96802_BUCK2_OCPN_STAT,
BD96802_BUCK2_OVD_STAT,
BD96802_BUCK2_UVD_STAT,
BD96802_BUCK2_TW_CH_STAT,
};
#endif
|
